|
Designrichtlinien: - Asia Rule sets - Design for Yield - Parasitic extraction - Leadframe Applikationen - Memory - µController - ASIC/Mixed signal - Clock Distribution - Wireless/Wireline Konfigurationen - Side by Side - Stacked Die - SIP/PIP/PoP - Wire bond/flip chip - COB |
Design
Consulting
Technologie
PCB Layout
IC Packages Layout
Hochfrequenz (HF)
Hochstrom
Nützliche Links: www.CADENCE.com www.CDNusers.org www.pcbHighSpeed.com Informationen  anfordern OrCAD Demo CD anfordern |
PCB Layout
IC Design
System Tools
Cadence
OrCAD
XJTAG
Mecadtron
BQR
SimLab
Wise
Cadalist
Alpha Numerics
LeCroy
|